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(57) ABSTRACT 
A hermetically sealed package for at least one semiconduc- 
tor chip is provided which is formed of a substrate having 
electrical interconnects thereon to which the semiconductor 
chips are selectively bonded, and a lid which preferably 
functions as a heat sink, with a hermetic seal being formed 
around the chips between the substrate and the heat sink. The 
substrate is either formed of or includes a layer of a 
thermoplastic material having low moisture permeability 
which material is preferably a liquid crystal polymer (LCP) 
and is a multiaxially oriented LCP material for preferred 
embodiments. Where the lid is a heat sink, the heat sink is 
formed of a material having high thermal conductivity and 
preferably a coefficient of thermal expansion which substan- 
tially matches that of the chip. A hermetic bond is formed 
between the side of each chip opposite that connected to the 
substrate and the heat sink. The thermal bond between the 
substrate and the lid/heat sink may be a pinched seal or may 
be provided, for example by an LCP frame which is her- 
metically bonded or sealed on one side to the substrate and 
on the other side to the lidiheat sink. The chips may operate 
in the RF or microwave bands with suitable interconnects on 
the substrate and the chips may also include optical com- 
ponents with optical fibers being sealed into the substrate 
and aligned with corresponding optical components to trans- 
mit light in at least one direction. A plurality of packages 
may be physically and electrically connected together in a 
stack to form a 3D array. 
27 Claims, 8 Drawing Sheets 
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CHIP PACKAGING TECHNIQUE 
STATEMENT OF GOVERNMENT INTEREST 
of an extra hermetic package and which eliminates the 
thermal performance penalty associated with the same area 
beneath the ICs being used for both electrical routing and 
heat removal. 
Similar problems to those described above arise when 
packaging a single chip, when packaging microwave or RF 
components and when packaging optical components, A 
particular problem with the latter types of components is 
bringing output leads, for example transmission lines or 
i o  optical fibers, through the side wall of the MCM package 
containing the optical and/or electrical devices. For 
This invention relates to chip packaging techniques and in example, with optical fibers, glass frits with ceramics and 
particular to multichip modules (MCM) and to a new metal are utilized to seal around the fiber to retain the desired 
technique for the fabrication thereof. More particularly, the moisture and environmental protection. This is, however, an 
invention relates to packaging techniques for semiconductor is expensive process due to the cost of the materials as well as 
chips, including microwave/RF chips and optical chips, and the labor involved. The heat involved in forming the glass 
for the formation of 3D arrays. seal also presents the risk of damaging electronic devices 
within the package during assembly. This sealing technique 
also has the disadvantage of making the part bulky and 
Multichip packaging approaches (Mcp) or multichip 20 heavy, limiting its desirability for avionics and space appli- 
s The present invention was developed under Government 
Contract Nos. F29601-93-C-0081 and DAAH01-91-C-ROO9 
and funding for this invention was obtained from the Gov- 
Of the United States by virtue Of 'Ontract No' 
NAS7-1273 from NASA-JPL. 
FIELD OF THE INVENTION 
BACKGROUND OF THE INVENTION 
modules (MCM) are known to provide significant perfor- 
mance enhancements Over single chip packaging 
approaches, In MCp, several bare semiconductor &ips (ICs) 
through very high density interconnects, Advantages of this 25 enough, and differ enough from that Of the glass fibers as to 
cations. 
fibers in Ordinary polymers, such polymers do not provide a 
barrier to moisture, have limited stmctural integrity and 
attempts have been made to 
are mounted and interconnected on a substrate coefficients Of expansion (CTE) which are high 
approach include a significant reduction in the overall size create thermal cycling stresses. This reduces yields during 
and weight of the package, which directly translates into and affects the long term Of 
mechanical properties also adversely affect the yield and 
30 reliability of the resulting packages. It is also important that 
'Ompared to surface mounted ICs On a printed wiring the sealing technique utilized not cause mechanical stresses 
during packaging assembly since this can cause misalign- board (PWB). 
2. Short chip-to-chip interconnections-at least a factor of merit of fibers previous~y aligned, for passively 
two reduction in interconnect links. aligned, with corresponding devices. Such loss of alignment 
3. Low dielectric constant materials-about three com- 35 can adversely affect the performance and reliability of the 
pared to nine for alumina and four to five for PWB device and can increase costs by adversely impacting the 
materials. yield of usable devices. A need therefore exists for an 
improved technique for packaging devices having optical 
fibers or other information carrying leads exiting therefrom, 
40 which technique provides a good, thermally stable seal and 
moisture barrier. 
reduced system size, Thus, first level advantages include: the packages. The poor moisture barrier properties and poor 
'. Higher packaging density-about a factor Of 
4. Higher wiring density. 
mese benefits lead to the following secondary benefits: 
1) increased system speed. 
2) Increased reliability. 
3) Reduced weight and volume. 
4) Reduced power consumption (a factor of 4) for the In accordance with the above, this invention provides a 
same level of performance. 45 package for at least one semiconductor chip and a method 
5) Reduced heat to be dissipated for the Same level of for the fabrication thereof which involves a substrate which 
performance. includes at least a layer of a thermoplastic material having 
While there are a number of currently utilized MCP low moisture permeability, electrical interconnects formed 
approaches, existing MCP approaches suffer from at least on the substrate, at least one semiconductor chip bonded to 
one of the following two significant limitations. First, all 50 selected ones of the electrical interconnects, a lid which 
ICs. This is typically a metal or ceramic casing which formed around the chips between the substrate and the heat 
encapsulates and seals the MCP/MCM to protect against sink. Where the lid is a heat sink, it is preferably formed of 
both stray electrical fields and to protect it against environ- a material having a high thermal conductivity and a coeffi- 
mental factors such as water vapor and gases. 5s cient of thermal expansion which substantially matches that 
The second limitation for most existing approaches is that of the chip and a thermal bond is formed between the side 
the area beneath the ICs is shared both for electrical routing of each chip opposite that connected to the substrate and the 
and heat removal. This results in Some sharing of electrical heat sink. The thermoplastic material of the substrate is 
and thermal paths, causing a thermal performance penalty. preferably a liquid crystal polymer (LCP) and the heat sink 
The thermal performance penalty results in the ICs operating 60 may also be formed at least in part of an LCP. 
at higher temperatures, thereby reducing the lifetime of the For some embodiments, the heat sink is a printed wiring 
ICs. This reduces the reliability of systems in which the board (PWB) which for at least one embodiment includes a 
MCPs are utilized and increases the maintenance cost of cold-plate sandwiched between a pair of LCP layers, and 
such systems. thermal conduction pads extending from each thermal bond 
A need therefore exists for an improved MCP approach 65 through an adjacent LCP layer to the cold-plate. The seal 
which achieves the electrical and environmental protection formed between the substrate and the heat sink may be a 
of the chips without the cost, size and weight disadvantages pinch seal. Where the heat sink is a PWB having electrical 
SUMMARY OF THE INVENTION 
such approaches require a hermetic package to protect the preferably functions as a heat sink, and a hermetic seal 
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wiring thereon, electrical connections may be provided 
between the interconnects on the substrate and the electrical 
wiring on the PWB. For one embodiment, the substrate is of 
a material not having low moisture permeability, with a layer 
of LCP or other low moisture permeability thermoplastic 
coated or otherwise formed over the substrate and sealed to 
the lid. 
Alternatively, the seal between the substrate and the heat 
sink may include at least one LCP interconnect element or 
frame between the substrate and the heat sink, with a seal 
being formed between the interconnect element or frame and 
the substrate and a seal being formed between the intercon- 
nect element and the heat sink. Where the chips have a signal 
conducting element such as a optical fiber arraybundle 
exiting therefrom, such signal conducting element may pass 
through and be sealed in the interconnect element. The heat 
sink is preferably formed of a material having a coefficient 
of thermal expansion (CTE) of two to ten ppmlC", this 
material being for example a metal matrix composite or a 
polymer matrix composite. The heat sink may be formed of 
a machinable material which is bent to form a cavity in 
which the chips fit, with the edges of the heat sink being 
sealed to the substrate. 
For preferred embodiments, the LCP is a multi-axially 
oriented material, for example VectraTM or XydarTM. The 
chips may operate in the RF or microwave bands with the 
interconnects on the substrate being controlled impedance 
interconnects suitable for operation in the frequency band of 
the chips. The chips may also include optical components, 
either in addition to or instead of other components, with 
optical fibers being sealed into the substrate and aligned with 
corresponding optical component to transmit light in at least 
one direction to and from the component. The components 
may, for example, be optical detectors or optical emitters 
such as lasers. 
Aplurality of packages may be physically and electrically 
connected together in a stack to form a 3D array. In 
particular, each of the stacked packages may have an over- 
hang with the overhangs of adjacent packages being physi- 
cally connected by a heat seal, adhesive, clamp, screws or 
other suitable means. In particular, plated through holes may 
be formed in the overhang for making electrical connections 
between packages. For a preferred embodiment, the electri- 
cal paths through the substrates and the thermal paths 
through the heat sinks are at 90" to each other. 
The foregoing and other objects, features and advantages 
of the invention will be apparent from the following more 
particular description of preferred embodiments of the 
invention as illustrated in the accompanying drawings. 
IN THE DRAWINGS 
FIG. 1 A  is a top view of a basic multichip package in 
accordance with the teachings of this invention. 
FIGS. 1B and 1C are cross-sections of the package shown 
in FIG. 1A taken along the lines B-B and C-C, respec- 
tively. 
FIG. 2Ais an exploded perspective view of a device of the 
type shown in FIGS. 1A-1C. 
FIG. 2B is an enlarged cross-sectional view of a device of 
the general type shown in FIG. 1A illustrating the electrical 
interconnects of the substrate in greater detail. 
FIG. 3 is a sectional view for an illustrative alternative 
embodiment of packages in accordance with the teachings of 
this invention. 
FIGS. 4 A 4 E  are diagrams illustrating various steps in 
the assembly of a package of the general type shown in FIG. 
3. 
4 
FIG. 5 is a section view for another illustrative alternative 
embodiment. 
FIGS. 6A-6E are diagrams illustrating the various steps 
for assembly of a microwave embodiment of the invention. 
FIGS. 7A-7D illustrate the assembly of an RF implemen- 
tation of a package in accordance with the teachings of this 
invention. 
FIG. SA is a cutaway view of an optical circuit package. 
FIG. SB is a cutaway, partially exploded view of a 
package in accordance with the teachings of this invention 
for an optical package of the type shown in FIG. SA. 
FIG. SC is a cutaway view of an alternative optical 
package in accordance with the teachings of this invention. 
FIGS. 9A, 9B and 9C are a top view, cross-sectional side 
view, and cross-sectional end view, respectively of a three- 
dimensional stacked array of packages of the type shown in 
FIG. 1.  
FIGS. 10A, 10B and 1OC are enlarged views illustrating 
20 three different options for electrically interconnecting the 
packages in a 3D array of stacked packages. 
FIG. 11 is an exploded view of several elements in a 3D 
stacked array which is interconnected in a manner shown in 
FIG. 1OA. 
DETAILED DESCRIPTION 
Referring first to FIGS. 1A-lC, a package 10 is shown for 
one or more IC or other chips 12. The package has three 
basic elements, a substrate 14  formed of a low moisture 
30 permeability thermoplastic material which is preferably liq- 
uid crystal polymer (LCP) material, a heat sink 16, formed 
of a material having good thermal properties and preferably 
a coefficient of thermal expansion (CTE) which substantially 
matches that of the chip, and a seal which may take many 
35 forms to interconnect and to form a substantially hermetic 
seal between the substrate and the heat sink. The LCP used 
for all embodiments is preferably a multiaxially oriented 
LCP which, for example, has had its multiaxial orientation 
imported using a coiunter rotating die as taught in at least 
40 one of U.S. Pat. No. 5,288,529; 4,966,807; and 4,963,428. 
Suitable LCP materials include VectraTM (Hoechst- 
Celanese), XydarTM (Amoco), and ZeniteTM (DuPont). LCPs 
and, in particular multiaxially oriented LCP's, have a num- 
ber of properties which are particularly advantageous in this 
45 application. In particular, such LCPs have extremely low 
permeability (about 1,000 times less than other polymers) to 
moisture and other gases, and thus, provide hermeticity. 
Such LCPs can also be designed to match the coefficient of 
thermal expansion of either leadless ceramic chip carriers or 
50 of bare chips, as opposed to most other packaging materials 
which have higher coefficients of thermal expansion. The 
coefficient of thermal expansion is controlled by controlling 
the orientation of the polymers during extrusion, the poly- 
mers being oriented during extrusion to achieve the desired 
5s CTE which is a function of orientation (see U.S. Pat. No. 
4,975,312). The dielectric constant of LCPs is also lower 
than for any other available substrate material except Teflon, 
which is difficult to process and expensive. The LCPs also 
show very low moisture absorption, a property necessary for 
60 stable dielectric properties as well as lower dissipation loss 
at higher frequencies. These excellent properties of such 
LCP materials combine with the low raw material cost of the 
polymers to make LCP based packages significantly lower 
cost than other approaches while offering higher perfor- 
The heat sink 16 may be a rigid substrate of a metal such 
as aluminum, ceramic or other material having good thermal 
1s 
25 
65 mance. 
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properties. For some preferred embodiments, the heat sink is by thermal die bonds or other suitable thermal conducting 
formed of a metal matrix composite or a polymer matrix bonds 22. Thermal conduction pads 56 are provided through 
composite. The coefficient of thermal expansion for the heat LCP layer 48 between bonds 22 and cold plate 54 to provide 
sink, which substantially matches that of the chip, is pref- a low thermal resistance path for heat from chips 12 to the 
erably in the range of 2 to 10 PPMIC". An alternative heat 5 cold plate. Interconnects 40 are selectively electrically con- 
sink design will be discussed later in conjunction with the nected to printed circuit pads formed on the surface of LCP 
embodiment of FIG. 3. layer 48 by screened solder or other suitable electric junc- 
FIGS. 1B and 1C illustrate a different technique for tions 44, The pads on the surface of LCP layer 48 are in turn 
forming a seal between the substrate and heat sink. In FIG. selectively interconnected by printed circuit or other suitable 
1C heat sink 16 is shown as having a u-shaped configuration wiring 46 formed on Or in L c p  layer 48, this layer f ~ c -  
in the dimension along the length of the heat sink. The chips tloning as a Printed wiring board (PWB). As may be Seen 
are mounted in the space between the side walls of the heat from FIG. 3, while chips 12 within a single Package 10  are 
sink and the ends of each side wall are sealed to substrate 14. interconnected by interconnect wiring 40 formed on sub- 
Such sealing can be by ultrasonic welding, by use of a strate 42, packages 10' on printed wiring boardiheat sink 16' 
suitable adhesive or by other techniques known in the art for 1s are interconnected by wiring 46. Wiring 46 may also extend 
forming a hermetic seal between the material selected for the to one Or more edges of board 16' to Permit this board to be 
heat sink and the ~ c p  material of the substrate, shown in connected either to other boards or other circuitry in a 
FIG. lB ,  a strip of material which, because of the properties system. The hermetic sealing of each substrate 42 to the L c p  
discussed above is preferably an LCP material, is fitted in the surface layer 48 of heat SinkPWB 16' is accomplished by 
u-shaped opening of the heat sink near the end of substrate 2o baking and heating layer 42 to form a Pinched seal between 
14  and is sealed at one end to the substrate and at the other this substrate and L c p  layer 48. 
end and its sides to the heat sink by ultrasonic welding, other FIGS. 4A-4E illustrate diagramatically the process for 
suitable welding or heat techniques, adhesive or other suit- forming a single package 10' on PWB 16'. The packages 
able means for forming a hermetic seal to form an enclosed, could be formed individually on the PWB or all of the 
hermetically sealed package. 2s packages on a given PWB could be formed simultaneously. 
FIG. 2Ashows another way in which the seal between the Referring to FIG. 4A, it is seen that the first step in the 
substrate 14  and heat sink 16 may be formed. In this operation is to form a VectraTM or other LCP film on a 
embodiment, a picture frame-shape piece of LCP material is temporary rigid tool 60. The film 40 would typically be 5 to 
mounted between the substrate and heat sink, with the chips 10 mil thick. 
12 being positioned within the frame opening, and the frame 30 Referring to FIG. 4B, the second step in the operation is 
20 is then sealed to both the substrate and heat sink utilizing to build the high density thin film interconnect 42 on film 40. 
one or more of the techniques for forming a hermetic LCP This would be done using standard thin film interconnect 
to LCP seal, or LCP to heat sink seal. Other techniques for forming techniques. The film would typically be formed of 
forming the seal will be discussed in conjunction with FIGS. a copper or nickel-topped metal. The next step in the 
3 and 4. 35 operation is to test the substrates formed as shown in FIG. 
Adie bond or other suitable thermally conductive seal 22 4B and select those which are suitable for further assembly. 
is formed between one side of each IC 12 and heat sink 16. Either before or after the test operation, terminals 44 for 
The other side of the IC has solder bumps 24 or other soldering are formed on interconnect wiring 42. Chips 12 are 
suitable means for making electrical connection to the then flip-chip bonded to interconnects 42 and the ICs are 
substrate. FIG. 2B shows one embodiment for interconnect 40 tested, with defective ICs being replaced (FIG. 4C). FIG. 4D 
and output wiring of substrate 14, which wiring may be illustrates the heating and removal of tool 60. Finally, FIG. 
electrically contacted by the solder bumps of chip 12. In 4E illustrates the flipping and attaching of the subassembly 
FIG. 2B contact points 26 on the surface of the substrate shown in FIG. 4D to PWB 16'. As previously discussed, the 
make electrical contact with solder bumps 24. The substrate ICs are attached to the PWB with thermally conductive 
is a multi-layer LCP having no through vias, with leads or 45 material 22, interconnects 42 are gang-bond solder con- 
vias 34 extending from each contact point 26. Some leads 34 nected at points 44 to wiring on the PWB and the LCP 
contact interconnect conductors 36 extending within the substrates 42 are baked out and heat sealed to the PWB. 
substrate. Lead 34, conductors 36 or leads extending from FIG. 5 illustrates an alternative illustrative embodiment of 
conductors may connect to blind vias 32 which connect to the invention which differs from the embodiments previ- 
area inputioutput points 30 on the bottom of the substrate. 50 ously discussed in several respects. In particular, a substrate 
Some conductors 36 may be used to interconnect chips on a 62 having interconnect wiring 64 is provided, which sub- 
substrate. strate is not necessarily of an LCP material or other polymer 
FIG. 3 shows an alternative embodiment of the invention material having low moisture permeability. Chips 12 are 
which differs from that shown in earlier figures in at least attached to the interconnect wiring 64 as for prior embodi- 
two respects. The first is the manner in which the substrates ss ments. Further, it is assumed that chips 12 are low power 
are sealed to the heat sink, and the second is the nature of the devices which do not generate substantial heat and therefore 
heat sink itself. In particular, each substrate 14' in FIG. 3 is do not require a heat sink. Lid 68 is therefore of a material 
formed of a VectraTM or other LCP film 42 on which a thin which provides hermeticity ( i .e . ,  low moisture 
film interconnect pattern 40 has been formed by standard permeability), but not need have good thermal properties. 
thin film depositing techniques. Interconnect pattern 40 may 60 For example, an LCP could be used as the lid 68. Lid 68 may 
be of copper, nickel or other conducting metal used in thin or may not make contact with chips 12 and a thermal bond 
film interconnects. Heat sink plate 16' is formed of two between the chips and lid 68 is not required. 
VectraTM or other LCP layers 48 and 50, with a thermally To achieve hermeticity for the package, an LCP layer or 
conductive cold plate 54 sandwiched therebetween. Cold coating 66 is formed over substrate 62 and around output 
plate 54 may be of aluminum or of another metal or other 65 leads 69 from the substrate. The end of LCP layer 66 is 
material having good thermal conduction properties. As for sealed to lid 68 by heat welding, ultrasonic welding, or other 
prior embodiments, chips 12 are connected to heat sink 16' techniques discussed earlier for forming a hermetic seal. 
US 6,320,257 B1 
7 8 
FIGS. 6A-6e illustrate a microwave embodiment of the Terminals 103 are available to interconnect the package to a 
invention and a technique for fabricating such embodiment. PCB or other suitable circuit. 
The unit in these figures consists of an LCP substrate 70 on FIGS. 8A-8C illustrate two different optical embodiments 
which microstrip conductors 72 and 76 are formed, conduc- of the invention (i.e., a package which contains at least one 
illustrative embodiment, the width of each conductor 72,76 package is formed which includes a laser array 110 which is 
is approximately 14 mil to facilitate conduction of micro- the chip for this package. The laser array is thermally 
wave signals, and in particular to provide the controlled connected to a heat sink layer 16 with, for example, ther- 
impedance interconnects required for the conductors of such mally conductive paste, and is electrically connected, for 
signals. Substrate 70 serves as a dielectric and may, for example by solder 112, to an LCP substrate 14. The LCP 
example, be approximately be 4 mil thick. LCP substrate 70 substrate and the heat sink are sealed together, for example 
is bonded in a manner to be described later to a second LCP by an LCP picture frame 20, and an optical fiber or fiber 
layer 78 which has a cut-out 80 formed therein in which IC array 114 is provided to output optical signals from the laser. 
or chip 12 is bonded, with solder bumps or gold dots 24 The fiber is embedded in proper alignment with laser array 
making electrical connection with conductor 76. LCP layer 110 in a groove formed in heat sink 16 and also fits in a 
78 and chip 12 are bonded to heat sink 84 which may be a groove formed in Picture frame 20. The two grooves 
metal such as a composite having good thermal between which the fiber is seated serve to secure the fiber in 
and electrical properties, Kovar, or other suitable material. proper is formed 
the groove in which fiber 114 is mounted could be formed for the device. This device, as for the devices previously 
20 in LCP layer 14, rather than heat sink 16, or grooves could discussed, provides a hermetic enclosure for the chip which be provided in either the heat sink or the substrate with the 
is surrounded on all sides except one by LCP material with fiber 114 passing through a hold in frame 20, Since no 
the LCP material being hermetically sealed to the heat sink mechanical stresses are applied to the fiber during the 
which is in 'Ontact with the side Of the chip. A sealing operation, the critical alignment between the laser 
microwave package having the desired properties is thus 25 and fiber is maintained, 
provided. FIG. 8B illustrates a package in which an optical package 
For the method illustrated by FIGS. 6A-6E9 the substrate of the type shown in FIG. SA may be further packaged. In 
70 having the interconnects 72,74 and 76 formed thereon is this package, the package 108 and a package 10 containing 
mounted on top of LCP layer 78 having cut-out 80 formed a chip with circuitry for controlling the laser array 112 are 
therein and the LCP layers 70 and 78 are then ultrasonically 3o mounted to an LCP substrate 14 of the type previously 
bonded together (FIG. 6B). The resulting unitary LCP layer described and are flip chip connected to this substrate, also 
83 has chip 12 fitted into cut-out 80 and solder bumps 24 are in the manner previously described. A heat sink 116 of a 
then either soldered to conductor 76 (FIG. 6C) or the chip is CTE matched high thermal conductivity material, such as 
otherwise bonded in cut-out 80 with bumps 24 in intimate aluminum or copper, is attached to packages 10 and 108 
physical and electrical contact with conductor 76 (5C). The 35 through a thermally conductive paste 118. Fiber 114 passes 
assembly 83 formed by the ultrasonic bonding of layers 70 through a groove or hole in LCP frame or ring 20 and is 
and 78 is then bonded and sealed to heat sink 84 with a sealed in the ring. The package is completed by ultrasoni- 
suitable bond, for example silver epoxy, with a low thermal cally or otherwise sealing heat sink lid 116 to LCP frame 20. 
resistance die bond 86 also being formed between the chip FIG. 8C shows an alternative embodiment wherein both 
and the heat sink. Alternatively, the bond between the solder 40 the laser array and the control IC therefor are mounted 
bumps 24 and conductor 76 may be ultrasonically formed within a single package. For this embodiment, a silicon 
(FIG. 6E). wafer board 120 is provided which serves as the platform to 
FIGS. 7A-7D illustrate a process for forming an RF which both laser 110 and silicon IC or chip 12 are mounted 
package in accordance with the teachings of the invention. and through which these devices are electrically intercon- 
The method and package of FIGS. 7A-7D are similar to 45 nected. Fiber 114 fits in a channel formed in LCP substrate 
those of FIGS. 4A-4E and similar reference numbers are 122, which substrate has solder bumps 124 for interconnect- 
therefore used in both figures. In particular, as in FIG. 4A, ing the package to a PWB or other circuitry. Fiber array 114 
the first step in the operation is to bond a thin (for example also passes through a groove or opening in LCP picture 
5 to 10 mil) LCP film (for example VectraTM) 40 to a frame 20 and is therefore sealed in a desired alignment when 
temporary rigid tool 60. Optionally, a copper foil or film may so the substrate and frame are sealed together in the manner 
be provided on the tool before the LCP film is laid down for previously described. Both chip 12 and laser array 110 are 
EM1 protection. In FIG. 7B, RF, DC and low frequency electrically connected to the LCP substrate which also 
interconnects 100 are formed on LCP film 40 and an LCP makes electrical contact to wafer board 120 through solder 
picture frame 102 is laminated or otherwise formed on bumps 126. Chip 12 and laser 110 are thermally bonded to 
substrate 40 and/or interconnects 100. 55 wafer board 120 and the wafer board chip is thermally 
'& substrates are then tested and substrates which pass bonded to heat sink 16. Heat from the chip and the laser thus 
the test are selected for future assembly. pass through the wafer board to the heat sink for removal 
FIG, 7c, the RF chips 12 are flip-chip bonded to from the package. A hermetically sealed package in accor- 
interconnects 100 and 110 terminals 103 are formed at dance with the teachings of this invention is thus provided 
selected points on the ends of the interconnects. The chips 60 for optical components. 
are then tested and defective chips replaced. The tool is then In the discussion SO far, varying numbers of chips 12 have 
heated and removed and the substrate subassembly is flipped been packaged in a single package 10 (lo', 110, etc.). FIGS. 
and attached to a CTE matched heat sink 104 (FIG. 7D). In 9A-9C illustrate one way in which a plurality of such 
particular, the chips are die bonded or otherwise attached to packages may be stacked to form a high density 3D package 
heat sink 104 with a thermally conductive material 22. The 65 130. 
LCP picture frame 102 is welded or baked out to form the Referring to the figures, it is seen that the heat sink 16 for 
hermetic seal between substrate 40 and heat sink 104. each package 10 is connected at each end to a heat sink 
tors 72 and 76 being connected by plated vias 74. For an 5 optical component). In particular, in FIG. SA a first optical 
with laser 'lo when the 
Heat sink 84 is also grounded and serves as the ground plane between the picture frame and the heat sink. 
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frame or plate 132. If desired, coolant air or liquid may be 
pumped through channels 134 formed in each of the plates 
132 to enhance heat remover from the packages. Other 
techniques known in the art may also be utilized to enhance 
heat removal. 
Holes are drilled along edges of each substrate which 
extend beyond the sides of the heat sinks 16. The holes are 
plated through to form small vias 136, which may then be 
pinched together and interconnected as shown in FIG. 9C to 
electrically interconnect the packages. Frames or plates 132 
interacting with heat sinks 16 and screws or other suitable 
connectors through selected vias 136 hold the package 130 
together as a single, unitary, 3D stack. A particular advan- 
tage of the configuration shown in FIGS. 9A-9C is that the 
thermal and electrical paths are at right angles to each other, 
minimizing interference between these two functions. 
FIGS. 1OA-1OC illustrate three possible ways in which 
electrical interconnects between the substrates 14  for the 
packages may be accomplished. FIG. 10B further illustrates 
the technique shown in FIG. 9C wherein plated through vias 
are used for the interconnects. In FIG. 10A button boards 
138 are provided between adjacent substrates 14 to effect 
electrical connection therebetween. Each substrate 14 has 
I/O pads 30 on one side thereof for end substrates and on 
both sides thereof for the center substrate, which make 
pressure contact with buttons 140 on the button board to 
interconnect the circuitry of the substrates. Either conduc- 
tive pads or buttons may be missing at places where inter- 
connects are not desired. FIG. 1OC is similar to and operates 
in substantially the same way as the embodiment of FIG. 
10A except that elastomeric connectors 142 perform the 
electrical interconnect function between adjacent substrates 
rather than button boards 138. Edge connector pads 144 are 
provided for the embodiments of both FIGS. 10A and 1OC 
to permit electrical connection of the 3D stacked package to 
other circuitry. A suitable clamping device (not shown) 
could be used to hold the stacks together for the embodi- 
ments of FIG. 10A or 1OC. Alternatively, the function of 
holding the stack together could be performed solely by the 
frame 132 (FIG. 9B). FIG. 11 is an exploded view illustrat- 
ing a 3D stack which is interconnected utilizing the button 
boards 138 of FIG. 10A. 
While the invention has been particularly shown and 
described above with reference to various package embodi- 
ments including embodiments suitable for use with 
microwave, RF and optical components, and various tech- 
niques have been shown for forming individual packages 
into a 3D stacked array, and while various alternatives have 
been discussed throughout for the embodiments shown, it is 
apparent that other modifications could be made in the 
invention by one skilled in the art while still remaining 
within the spirit teachings of the invention. In particular, 
while multiaxially oriented LCP material is the preferred 
material throughout the application where LCP material has 
been called for, it is possible that other LCP or other 
thermoplastic materials having low moisture permeability 
may be used at each place where an LCP material is called 
for. Further, while FIG. 5 illustrates that two layers of LCP 
material may hermetically seal together a package which 
includes a substrate, such seal might also be formed by a 
single piece of LCP material formed around the package. It 
is also possible that LCP material could be utilized to form 
a hermetic seal about a single chip or other electronic 
components such as a resistor or capacitor with solder 
bumps or leads extending through the LCP coding or layer 
in the manner shown and discussed with respect to FIG. 5 .  
The invention is therefore to be limited only by the scope of 
the following claims. 
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What is claimed is: 
1.  A semiconductor chip package comprising: 
a substrate which includes at least a layer of a liquid 
electrical interconnects formed on said substrate; 
at least one semiconductor chip bonded on at least a first 
side to selected ones of the electrical interconnects; 
a lid; and 
a hermetic seal formed around the at least one semicon- 
2. Apackage as claimed in claim 1 wherein the lid is a heat 
sink, and including a thermal bond between a second side of 
each chip and the heat sink. 
3. Apackage as claimed in claim 2 wherein the heat sink 
is formed at least in part of a liquid crystal polymer (LCP). 
4. Apackage as claimed in claim 3 wherein the heat sink 
is a printed wiring board (PWB) which includes a cold-plate 
sandwiched between a pair of LCP layers, and thermal 
conduction pads extending from each thermal bond, through 
an adjacent LCP layer, to said cold-plate. 
5 .  A package as claimed in claim 2 wherein said seal 
formed between the substrate and the heat sink is a pinch 
seal. 
6. Apackage as claimed in claim 5 wherein the heat sink 
is a PWB having electrical wiring thereon, and including 
electrical connections between the interconnects on the 
substrate and the electrical wiring on the PWB. 
7. A package as claimed in claim 2 wherein the substrate 
is formed of an LCP material, wherein the seal between the 
substrate and the heat sink includes at least one LCP 
interconnect element between the substrate and the heat 
sink, a seal between the at least one interconnect element 
and the substrate, and a seal between the at least one 
interconnect element and the heat sink. 
8. A package as claimed in claim 7 including a signal 
conducting element passing through and sealed in said 
interconnect element. 
9. Apackage as claimed in claim 2 wherein said heat sink 
is formed of a material having a coefficient of thermal 
expansion (CTE) of two to ten ppm/C". 
10. Apackage as claimed in claim 2 wherein the material 
for the heat sink is at least one of a metal matrix composite 
and a polymer matrix composite. 
11. Apackage as claimed in claim 2 wherein the heat sink 
is formed of a machinable material, the heat sink being bent 
to form a cavity in which the chips fit, the edges of the heat 
sink being sealed to the substrate. 
12. Apackage as claimed in claim 1 wherein the substrate 
has an external layer of an LCP material, said external LCP 
layer being hermetically sealed to the lid. 
13. A package as claimed in claim 1 wherein said sub- 
strate is formed of an LCP material. 
14. A package as claimed in claim 13 wherein the LCP 
material is a multiaxially oriented LCP material. 
15. A package as claimed in claim 13 wherein the LCP 
material is VectraTM. 
16. A package as claimed in claim 13 wherein the seal 
between the substrate and the heat sink includes at least one 
LCP interconnect element between the substrate and the heat 
sink, a seal between at least one interconnect element and 
the substrate, and a seal between at least one interconnect 
element and the heat sink. 
17. Apackage as claimed in claim 1 wherein said at least 
one chip operate in at least one of the RF and microwave 
bands. 
18. A package as claimed in claim 17 wherein the inter- 
connects on the substrate are controlled impedance inter- 
crystral polymer (LCP) material; 
ductor chip between the substrate and the lid. 
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connects suitable for operation in the frequency band of the 
at least one chip. 
19. APackage as claimed in claim 1 wherein said at least 
one chip includes optical components, and including optical 
fibers sealed into said package and aligned with correspond- s 
ing optical components to transmit light in at least one 
direction to and from said component. 
25. A package as claimed in claim 23 wherein the sub- 
strate and the heat sinks for said package have overhangs at 
90" to each other, whereby the electrical paths and thermal 
paths for each package are at 900 to each other, 
26. A package as claimed in claim 1 wherein said sub- 
strate is a multilayer substrate with no through holes. 
20. Apackage as claimed in claim 19 wherein said optical 
21. A package as claimed in claim 19 wherein said i o  
fibers are sealed into said substrate. 
components are at least one of optical detectors and optical 
emitters. 
22. A package as claimed in claim 1 wherein a plurality 
of said packages are stacked to form a 3-D array; and 
including means for physically and electrically connect- 15 
23. Apackage as claimed in claim 22 wherein said stacked 
packages each have an overhang, the overhangs of adjacent 
packages being physically connected by at least one of heat 
24. A package as claimed in claim 23 including plated 
through holes in said overhangs for making electrical con- 
nections between packages. 
ing said packages. 
seal, adhesive, clamps and screws. 20 
27. A chip package comprising: 
a substrate formed of a liquid crystal polymer (LCP); 
electrical interconnects formed on said substrate; 
a plurality of semiconductor chips each having at least a 
first side bonded to at least selected ones of the elec- 
trical interconnects; 
a heat sink; 
a thermal bond between a second side of each chip and the 
a hermetic seal formed around the chips between the 
heat sink; and 
substrate and the heat sink. 
* * * * *  
